



Research Article

Top gate engineering of field-effect transistors based on wafer-scale two-dimensional semiconductors

Jingyi Ma^a, Xinyu Chen^a, Yaochen Sheng^a, Ling Tong^a, Xiaojiao Guo^a, Minxing Zhang^a, Chen Luo^b, Lingyi Zong^a, Yin Xia^a, Chuming Sheng^a, Yin Wang^a, Saifei Gou^a, Xinyu Wang^a, Xing Wu^b, Peng Zhou^a, David Wei Zhang^a, Chenjian Wu^c, Wenzhong Bao^{a,*}

^a State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, 200433, China

^b In Situ Devices Center, Shanghai Key Laboratory of Multidimensional Information Processing, East China Normal University, Shanghai 200241, China

^c School of Electronic Information, Soochow University, Suzhou, 215006, China



ARTICLE INFO

Article history:

Received 24 June 2021

Revised 7 August 2021

Accepted 7 August 2021

Available online 6 October 2021

Keywords:

Two-dimensional semiconductor

MoS₂

Top gate

Field effect transistor

Logic inverter

ABSTRACT

The investigation of two-dimensional (2D) materials has advanced into practical device applications, such as cascaded logic stages. However, incompatible electrical properties and inappropriate logic levels remain enormous challenges. In this work, a doping-free strategy is investigated by top gated (TG) MoS₂ field-effect transistors (FETs) using various metal gates (Au, Cu, Ag, and Al). **These metals with different work functions provide a convenient tuning knob for controlling threshold voltage (V_{th}) for MoS₂ FETs.** For instance, the Al electrode can create an extra electron doping (n-doping) behavior in the MoS₂ TG-FETs due to a dipole effect at the gate-dielectric interface. In this work, by achieving matched electrical properties for the load transistor and the driver transistor in an inverter circuit, we successfully demonstrate wafer-scale MoS₂ inverter arrays with an optimized inverter **switching threshold voltage (V_M)** of 1.5 V and a DC voltage gain of 27 at a supply voltage (V_{DD}) of 3 V. This work offers a novel scheme for the fabrication of fully integrated multistage logic circuits based on wafer-scale MoS₂ film.

© 2022 Published by Elsevier Ltd on behalf of The editorial office of Journal of Materials Science & Technology.

1. Introduction

Incumbent technologies beyond Si complementary metal-oxide-semiconductor (CMOS), including amorphous Si [1], carbon nanotube [2], and metal oxides [3,4], have been vastly developed during the past decades. Since graphene was discovered in 2004 [5], its extraordinary properties have inspired extensive research into next-generation transistors and integrated circuits (ICs) [6]. Although graphene possesses the highest intrinsic carrier mobility among the two-dimensional (2D) material family [7], its small on/off current ratio on account of the gapless band structure makes it inappropriate for fabricating digital ICs that require ideal Boolean “0” and “1” states at room temperature [8,9]. MoS₂, on the other hand, is a typical semiconductive transition-metal dichalcogenide (TMD) with a suitable bandgap in the range of 1.2 to 1.8 eV depending on its thickness [10,11]. The isolation of a MoS₂ monolayer via mechanical exfoliation [12–14] allows early demonstration of field-effect transistors (FETs) with a superior current on/off ratio that can exceed 10⁸, making it promising for logic devices [15–19] and low-power electronics applications [20]. Its 2D nature also

enables dimensional scaling down following Moore's law [21]. Recently, research on 2D semiconductors has begun to translate from the fundamental investigation into rudimentary functional circuits. Thus wafer-scale material synthesis and practical device processing become more critical. Recently monolithic integrated circuits with simple logic functions have been demonstrated based on mechanically exfoliated micro-scale MoS₂ sheets [22–24] or MoS₂ film synthesized by chemical vapor deposition (CVD) [19,25,26]. Nevertheless, **it is still difficult to precisely control the threshold voltage (V_{th}) of MoS₂ FETs to achieve appropriate logic levels satisfying the requirement of cascaded logic stages,** which are crucial for large-scale digital ICs [27,28]. For instance, one basic logic element is an inverter gate, and the primary method for the **inverter design is by tuning the driver-to-load ratio of the two transistors.** Therefore, the manipulation of V_{th} for the MoS₂ FET is essential, and its technology can be extended to other 2D semiconductors for future circuit-level processing and design of 2D electronics [29].

Ion implantation is a conventional CMOS processing method for bulk Si, but it is unsuitable for 2D semiconductors since it brings severe lattice damage to their crystal lattices [30]. Various methods have been developed for modifying the doping level of 2D-TMD to tune V_{th} . One method is to **adjust the width to length ratio (W/L) [31],** which is commonly used to improve overall transistor match-

* Corresponding author.

E-mail address: baowz@fudan.edu.cn (W. Bao).






Fig. 1. Fabrication process and schematic illustration of the device structure. (a) Photograph of a two-inch sapphire wafer uniformly covered by monolayer MoS₂ film grown by CVD. (b–f) A brief fabrication process of MoS₂ to gated FETs employing metal gates with different work functions. (g) Schematic cross-section of the MoS₂-based FET. (h) Optical microscopy image of the MoS₂ TG-FET array on a diced 1 cm × 1 cm wafer. The scale bar is 200 μm.

ing in terms of V_{th} [32]. However, the limitation is that V_{th} can only be effectively modified within a limited range, and the expected suitable ratio is difficult to obtain because it will further increase the area occupied by the combinational logic gates. Therefore, if V_{th} can be adjusted via a simple processing method rather than changing the dimensions of the transistors, the circuit design will be much more convenient.

By choosing different materials for the dielectric layer on top of the 2D-TMD channel, V_{th} can also be modified by the interface charge impurities or dipoles in the dielectric layer [27,33]. However, the complex dielectric stack structure normally suffers from poor stability [34]. In Si CMOS processing, it is generally acknowledged that metal gates with different work functions can control the V_{th} of FETs [35], and have also been studied in exfoliated 2D-MD devices [36]. For instance, Al and Pt gates have been used to modulate the V_{th} of MoS₂ FETs in the negative and positive directions, respectively [15]. Nevertheless, there has been no systematic investigation into the effect of metal gates with different work functions on wafer-scale continuous 2D semiconductors and their logic devices.

In this work, an optimized device configuration is proposed to design logic gates on wafer-scale 2D-MoS₂ by engineering the work functions of top gate (TG) metals. Through methodically investigating the influence of metal gates composed of different metals (Au, Cu, Ag, and Al) on the performance of MoS₂ FETs, a robust and consistent V_{th} deviation is observed, and the dipole effect induced by an Al gate is further investigated. With the capabilities of fulfilling a suitable V_{th} and a reliable logic level, the MoS₂-based inverter is demonstrated with an optimized switching threshold voltage (V_M) of 1.5 V and the highest voltage gain of 27 at a supply voltage (V_{DD}) of 3 V. This demonstration of logic devices provides a platform for large-scale cascaded logic stages based on MoS₂ and other 2D semiconductors, offering a bright future for complex logic applications.

2. Materials and methods

To demonstrate that our method can be utilized to fabricate large-scale MoS₂-based digital ICs, we fabricate our devices on a large-scale monolayer MoS₂ film grown by CVD on a two-inch sapphire wafer, as shown in Fig. 1(a), which has been confirmed to possess excellent material properties [19]. Atomic force microscopy (AFM) imaging and Raman spectra under the irradiation of a 514 nm laser are shown in Fig. S1. The thickness of the as-

grown MoS₂ film is approximately 0.75 nm, which is consistent with the typical thickness of a MoS₂ monolayer, and the difference between E_{12g}^1 and A_{1g} peaks is 20 cm⁻¹ [37]. A brief device fabrication process is illustrated in Fig. 1(b–f). For the convenience of processing, the two-inch wafer is sliced into 1 cm × 1 cm pieces. The source and drain electrodes are firstly formed by deposition of the 35-nm Au layer, and the MoS₂ channel is then etched to the designated dimensions ($W/L = 30 \mu\text{m}/20 \mu\text{m}$). The subsequent step is to deposit the seeding layer (SL), which has been investigated as an interface engineering method and can assist to form a uniform high- k layer [38], followed by the growth of the HfO₂ gate dielectric layer with a thickness of 16 nm. The Au metal with the work function of 5.1 eV, as well as Cu (4.65 eV), Ag (4.3 eV), and Al (4.08 eV), are deposited as gate metals. The optical microscopy image of the MoS₂ FET array fabricated on the sapphire substrate is shown in Fig. 1(h), in which all the FETs are designed to share the same geometric size.

3. Results and discussion

3.1. Electrical performance of MoS₂ TG-FETs with different metal gates

TG metals with different work functions have been examined to modulate the electrical characteristics of Si FETs [35,39], and this approach is also feasible to be applied in MoS₂ FETs. All the MoS₂ FETs exhibit typical n-type transistor behavior at room temperature, and typical transfer characteristics (I_D - V_{TG}) of MoS₂-based FETs with four different types of metal gates are plotted in Fig. 2(a) (see Fig. S2 for more details). It is noteworthy that our TG device processing provides a satisfactory level of device homogeneity for each type of TG metal. All the devices exhibit efficient gate modulation with the current on/off ratio reaching approximately 10⁸, which is important for reducing the static power consumption in logic devices. For on-state driving current (I_{on}), it is also noticeable that I_{on} increases with the reduction in the work function of the metal gate as V_{th} decreases, which is consistent with previous studies [35].

The statistical results of the V_{th} distribution for different metal gates are illustrated in Fig. 2(b) ($V_D = 0.2$ V). Here, the V_{th} value is determined by $V_{th} = V_{GS} - \frac{I_D}{I_{Dmax}} \frac{V_D}{2}$ based on the transfer curve [19]. The MoS₂ FETs with Al gates exhibit an average V_{th} of 0.9 V, and the average V_{th} of the transistors with Ag, Cu, and Au gates are




Fig. 2. Transfer characteristics of MoS₂ FETs with different metal TG electrodes. (a) Transfer curves ($V_D = 0.2$ V) of the transistors in linear scale (left Y-axis) and logarithmic scale (right Y-axis) with Au (5.1 eV), Cu (4.65 eV), Ag (4.3 eV), and Al (4.08 eV) gates, respectively. (b) Statistical result of the V_{th} of MoS₂ FETs with four different metal gates (30 random samples for each type of metal). (c) Average V_{th} versus metal gate work function.

1.35, 1.5, and 1.7 V, respectively. A plot of the average V_{th} versus metal gate work function is illustrated in Fig. 2(c), in which the average V_{th} has a monotonic relationship with the work function values for Ag, Cu, and Au. It is also noteworthy that for FETs fabricated with Al gate, the average value of V_{th} has an evident decrease, which is possibly attributed to the increase in the amount of positive charge induced in the dielectric layer due to the oxidation of the Al electrode at the Al/HfO₂ interface, which will be further discussed below.

3.2. Dipole effect in the gate dielectric layer

For FETs with a metal/high- k /SL stack TG structure, several origins for V_{th} deviation have already been discussed, including the influence of top interface dipoles at the gate/high- k interface, dipoles due to the oxygen vacancy (Vo) in the high- k dielectrics, and the bottom interface dipoles at the high- k /SL interface [28]. This section focuses on investigating the correlation of V_{th} shift with dipoles induced by Vo in the HfO₂ gate dielectric layer.

To investigate the existence of the Vo more straightforward, the TG region of the MoS₂ transistor with an Al gate is characterized by the high-resolution transmission electron microscope (HRTEM) and high-angle annular dark-field (HAADF) scanning transmission electron microscope (STEM). As shown in the cross-sectional image (Fig. 3(a)) and the zoom-in of a small portion of the Al/HfO₂ interface (Fig. 3(b)), a thin Al₂O₃ interlayer is present between the Al TG electrode and the HfO₂ gate dielectric layer. In addition, the energy-dispersive X-ray spectroscopy (EDS) element mapping distinctly presents the chemical composition, including the Al TG electrode, Al₂O₃ interlayer, and HfO₂ dielectric layer, as shown in Fig. 3(c). It is clearly shown that the thin Al layer at the Al/HfO₂ interface is oxidized to a dense Al₂O₃ layer by taking the oxygen atoms from HfO₂, resulting in generating more Vo in the HfO₂ dielectric layer. Moreover, because of the dense structure, Al₂O₃ can act as a passivation layer, so the thickness of the Al₂O₃ layer will not become thicker after reaching a maximum of about 4 nm, and a stable thickness can be maintained. It is also noteworthy that the results from previous studies have confirmed that the bottom high- k HfO₂ layer determines the shift of V_{th} for an Al₂O₃/HfO₂ stack [28]. Compared to the original HfO₂ layer with only a few positive charges [40,41], the Vo generated in the HfO₂ layer leads to additional surplus positive charges, and hence the dipoles are induced by this relevant charge transfer as illustrated in Fig. 3(d). This is possibly the main reason of the significant V_{th} shift in the negative direction for n-type MoS₂-based FETs.

Furthermore, different metal gates are used to control the V_{th} of the MoS₂-based FETs, and three typical band diagrams are illustrated in Fig 3(e). Without any gate bias, the metal gate that possesses a lower work function than the MoS₂ semiconductor

tends to induce electron accumulation in the channel. However, the metal gate with a higher work function results in a charge depletion state for the channel. The shift in the V_{th} of those MoS₂ transistors with Ag and Au gates is approximately 0.35 V. In addition, the induced dipole influence in Al gates can also be analyzed in a band diagram, considering the mechanism mentioned above. More specifically, more positive charges in the HfO₂ gate dielectric layer can introduce more electrons to accumulate in the channel and further cause the energy band of the MoS₂ interface to bend down. An optimized n-doping behavior in the MoS₂ channel and an effective reduction in the corresponding V_{th} are then observed.

3.3. Electrical characterization of MoS₂-based logic inverter

Most MoS₂ FETs exhibit an n-type behavior because it is dominated by sulfur vacancies that result in the intrinsic electron concentration [42]. We then fabricate MoS₂-based logic inverters which consist of one n-type load (pull-up) and one n-type driver (pull-down) transistor. The two MoS₂ FETs are designed with the same aspect ratio ($W/L = 30 \mu\text{m}/20 \mu\text{m}$) but different metal gates, thus enabling different V_{th} in the load and driver transistors. The cross-sectional configuration of the inverter device is illustrated in Fig. 4(a). The load transistor with Al TG has an optimized V_{th} as mentioned in the previous section and acts as a nonlinear resistor. The driver transistor with Au TG performs the function of a voltage switch. Fig. 4(b) shows the optical microscopic image and circuit diagram of the inverter, whose fabrication procedure is similar to the one illustrated in Fig. 1, except for one additional step of etching a via-hole to connect the gate of the load transistor directly to its source electrode. More details on the inverter fabrication process are provided in the Supplementary Materials.

The stable transfer characteristics of the MoS₂ FETs with Al and Au gates are shown in Fig. 4(c), and there is a 0.75 V shift of V_{th} between them due to the dipole effect induced by the Al TG. Although the calculated V_{th} of the MoS₂ FETs with Al TG is a positive V_{th} of about 0.8 V, showing the enhancement mode, it has a significantly larger current in the sub-threshold region than the device with Au TG. Upon sweeping V_{TG} from -3 to $+3$ V, both transistors have a high on/off current ratio above 10^8 , and the subthreshold swing (SS) is about 160 mV dec^{-1} . Such efficient electrostatic control at room temperature contributes to the large voltage gain of the inverter, which is crucial to its anticipated logic switching performance because it enables the inverter to drive the cascaded logic gates without a signal restoration. The output characteristics of both transistors are shown in Fig. 4(d), which indicates that the drain current (I_D) of both transistors tends to saturate at high electric fields. Moreover, the on-state current of the load transistor with an Al gate is thought as small as about 150 nA, but is much higher than that with an Au gate at zero gate bias, which is ben-




Fig. 3. Characterization of the dipole effect induced in MoS₂-based FETs with Al gates. (a) Cross-sectional HRTEM image of the Al gate region. (b) Zoom-in of the Al/HfO₂ interface, which confirms the oxidation of the Al gate at the interface. (c) Cross-sectional HAADF image and the corresponding EDS element mappings of the Al/HfO₂ interface. (d) Schematic illustration of the dipole due to Vo for the Al₂O₃/HfO₂/SL/MoS₂ stack structure. (e) Vertical schematic flat-band diagrams of the MoS₂ transistors with Al, Ag, and Au gates at zero gate bias. For metal gates with different work functions, the channel is under either accumulation or depletion regions. Furthermore, the band diagram of those with Al gates indicates the dipole effect occurring in the gate dielectric layer.




Fig. 4. Electrical characterization of the MoS₂-based inverter. (a) Schematic diagram of the inverter circuit configuration in cross-section and the corresponding electrical measurement setup. (b) Optical microscopy image of the inverter. Scale bar is 30 μm. (c) Transfer curves of the load and driver MoS₂-based FETs in linear scale (left Y-axis) and logarithmic scale (right Y-axis). The load transistor has an Al gate, whereas the driver transistor has an Au gate. The difference between the work function of Al and Au results in a 0.75 V shift in V_{th}. (d) Output characteristics of the driver transistor with Au gate (the purple curves) and the load characteristic of the load transistor with Al gate (the red curve).




Fig. 5. Characteristics of the MoS₂-based inverter. (a) Voltage transfer characteristic of the inverter (purple curve) and the corresponding voltage gain (red curve). Inset is the circuit diagram of the inverter. (b) Bi-stable hysteresis voltage transfer characteristics of the inverter. V_{OH} represents the minimum high output voltage when the output level is logic “1”; V_{OL} represents the maximum low output voltage when the output level is logic “0”; V_{IL} represents the maximum low input voltage, which can be interpreted as logic “0”; and V_{IH} represents the minimum high input voltage, which can be interpreted as logic “1”. (c) The distribution of the voltage transfer characteristics of the inverter. Inset shows the histogram of the V_M shift and the Gaussian fit for 30 MoS₂-based inverters based on the statistical database. (d) Relationship between average V_M and work function of the load transistor metal gates (Au, Cu, Ag, and Al). The MoS₂-based inverters composed of load transistor with $W/L = 30 \mu\text{m}/20 \mu\text{m}$ (black dots) and $W/L = 225 \mu\text{m}/15 \mu\text{m}$ (red dots) are further compared. All the driver transistors have the same Au gate and the identical W/L of $30 \mu\text{m}/20 \mu\text{m}$.

eficial to obtain a good static response of the inverter, such as V_M and the noise margin.

In principle, the performance of the MoS₂-based inverter circuit can be predicted by the isolated load and driver transistors, which have been examined in the previous section to exhibit matched V_{th} and I_D saturation. The voltage transfer characteristic of the inverter and the corresponding voltage gain as a function of input voltage are shown in Fig. 5(a) ($V_{DD} = 3 \text{ V}$), which indicates an appropriate V_M of 1.5 V and a maximum voltage gain of 27. To characterize the robustness of the inverter, the noise margin for low input signal levels (NM_L) and high input signal levels (NM_H) are extracted as illustrated in Fig. 5(b). When the V_{DD} of the inverter is 3 V, it can be observed that the corresponding NM_L is 0.91 V and NM_H is 1.1 V, indicating that the inverter has a much higher tolerance to noise [9,19]. Hence, the inverter designed here is reliable in more complex multistage logic gate circuits. Moreover, from the statistical analysis of voltage transfer curves (Fig. 5(c)), it is apparent that the distribution of V_M is relatively narrow. The V_M concentrates in the range of 1 V to 1.75 V, which indicates a reliable integration of Al gate and Au gate for the MoS₂-based inverter. Besides, the statistics of the V_M are shown in Fig. 5(c) in the form of a histogram by testing 30 random MoS₂-based inverter samples. The transition of our MoS₂-based inverter occurs when the input voltage (V_{in}) approaches half of the V_{DD} , which is virtually an ideal NOT logic gate with a high noise margin. Therefore, it is advantageous for multistage logic gates and more complex combinational logic circuits.

On the other hand, the W/L of the FET channel can also influence the V_M . As shown in Fig. S3, by sizing up the transistor with a W/L of $225 \mu\text{m}/15 \mu\text{m}$, which is 10 times larger than the preceding transistor ($W/L = 30 \mu\text{m}/20 \mu\text{m}$), the V_{th} of the transistor with the same Au gate is observed to shift 0.5 V in the neg-

ative direction. Hence, the voltage transfer characteristics of the MoS₂-based inverter composed of load transistor with two different W/L s ($30 \mu\text{m}/20 \mu\text{m}$ and $225 \mu\text{m}/15 \mu\text{m}$) and three different metal gate materials (Au, Cu, and Ag) are compared in Fig. S4. The statistics of the corresponding average V_M are plotted in Fig. 5(d), and the value of V_M is observed to increase with decreased metal gate work function and increased load transistor W/L . The regulation of the W/L can only shift the V_M in a limited range, and a large channel W/L significantly increases the circuit area. In comparison, tuning the work function of the metal gate is more efficient. Therefore, by utilizing the specific Al gate or other stable metal gates combined with the design of the channel W/L for the MoS₂-based inverter, it is feasible to implement cascaded logic gates based on the inverter with the desired performance.

4. Conclusion

In conclusion, this work not only systematically investigates the influence of metal gates with different work functions on the electrical performance of MoS₂-based FETs, but also validates the fundamental dipole effect induced in the gate dielectric layer caused by the oxidation of the Al TG electrode. Through the comprehensive analysis of the Al/HfO₂ interface and the corresponding band structure, the importance of the positively charged Vo in the gate dielectric layer to the electrical characteristics of MoS₂-based transistor is further demonstrated. In addition, with the optimized match of the V_{th} of the load transistor with an Al gate and the driver transistor with an Au gate, an inverter with an optimized V_M of 1.5 V and a maximum voltage gain of 27 is successfully achieved. Based on the mechanism of modulating the MoS₂-based inverter's V_M proposed in our research combined with increasingly mature CVD techniques for MoS₂ film growth, the monolithic integration

of more complex MoS₂-based cascaded logic gates is hopefully anticipated.

Author contributions

Wenzhong Bao and Chenjian Wu conceived and supervised the research. Jingyi Ma designed, fabricated, and tested the MoS₂ devices and wrote the manuscript. Xinyu Chen and Yaochen Sheng designed the experiments and analyzed the characterizations. Ling Tong, Xiaojiao Guo, and Minxing Zhang revised the manuscript. Chen Luo measured the TEM images. Lingyi Zong, Yin Xia, Chuming Sheng, Yin Wang, Saifei Gou, and Xinyu Wang participated in the discussion during the development of the paper. Peng Zhou, Xing Wu, and Wei David Zhang presented suggestions for improving the quality of this work. All authors examined and commented on the manuscript.

Declaration of Competing Interest

The authors declare that they have no conflict of interest.

Acknowledgments

This work was supported by the National Key Research and Development Program (No. 2016YFA0203900), Innovation Program of Shanghai Municipal Education Commission (No. 2021–01–07–00–07–E00077), Shanghai Municipal Science and Technology Commission (No. 21DZ1100900), and National Natural Science Foundation of China (Nos. 51802041, 61904032, and 61874154).

Supplementary materials

Supplementary material associated with this article can be found, in the online version, at doi:10.1016/j.jmst.2021.08.021.

References

- [1] P.M. Fauchet, D. Hulin, R. Vanderhaghen, A. Mouchid, W.L. Nighan, *J. Non-Cryst. Solids* 141 (1992) 76–87.
- [2] L. Ding, Z.Y. Zhang, S.B. Liang, T. Pei, S. Wang, Y. Li, W.W. Zhou, J. Liu, L.M. Peng, *Nat. Commun.* 3 (2012) 677.
- [3] L. Lu, J.P. Li, Z.Q. Feng, H.S. Kwok, M. Wong, *IEEE Electron Device Lett.* 37 (6) (2016) 728–730.
- [4] R.S. Chen, L.F. Lan, *Nanotechnol.* 30 (2019) 312001.
- [5] K.S. Novoselov, A.K. Geim, S.V. Morozov, D. Jiang, Y. Zhang, S.V. Dubonos, I.V. Grigorieva, A.A. Firsov, *Science* 306 (2004) 666–669.
- [6] K.S. Novoselov, D. Jiang, F. Schedin, T.J. Booth, V.V. Khotkevich, S.V. Morozov, A.K. Geim, *Proc. Natl. Acad. Sci. USA.* 102 (2005) 10451–10453.
- [7] K.I. Bolotin, K.J. Sikes, Z. Jiang, M. Klima, G. Fudenberg, J. Hone, P. Kim, H.L. Stormer, *Solid State Commun.* 146 (2008) 351–355.
- [8] F. Traversi, V. Russo, R. Sordan, *Appl. Phys. Lett.* 94 (10) (2009) 223312.
- [9] S.L. Li, H. Miyazaki, A. Kumatani, A. Kanda, K. Tsukagoshi, *Nano Lett.* 10 (2010) 2357–2362.
- [10] A. Splendiani, L. Sun, Y. Zhang, T. Li, J. Kim, C.-Y. Chim, G. Galli, F. Wang, *Nano Lett.* 10 (2010) 1271–1275.
- [11] W. Bao, X. Cai, D. Kim, K. Sridhara, M.S. Fuhrer, *Appl. Phys. Lett.* 102 (2013) 042104.
- [12] A. Ayari, E. Cobas, O. Ogundadegbe, M.S. Fuhrer, *J. Appl. Phys.* 101 (2007) 014507.
- [13] K.F. Mak, C. Lee, J. Hone, J. Shan, T.F. Heinz, *Phys. Rev. Lett.* 105 (2010) 136805.
- [14] F.A. Rasmussen, K.S. Thygesen, *J. Phys. Chem. C.* 119 (2015) 13169–13183.
- [15] H. Wang, L. Yu, Y.H. Lee, Y. Shi, A. Hsu, M.L. Chin, L.J. Li, M. Dubey, J. Kong, T. Palacios, *Nano Lett.* 12 (2012) 4674–4680.
- [16] B. Radisavljevic, M.B. Whitwick, A. Kis, *ACS Nano* 5 (2011) 9934–9938.
- [17] A. Sanne, R. Ghosh, A. Rai, M.N. Yogeesh, S.H. Shin, A. Sharma, K. Jarvis, L. Mathew, R. Rao, D. Akinwande, S. Banerjee, *Nano Lett.* 15 (2015) 5039–5045.
- [18] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, A. Kis, *Nat. Nanotechnol.* 6 (2011) 147–150.
- [19] H. Xu, H. Zhang, Z. Guo, Y. Shan, S. Wu, J. Wang, W. Hu, H. Liu, Z. Sun, C. Luo, X. Wu, Z. Xu, D.W. Zhang, W. Bao, P. Zhou, *Small* 14 (2018) 1803465.
- [20] S. Bae, H. Kim, Y. Lee, X. Xu, J.S. Park, Y. Zheng, J. Balakrishnan, T. Lei, H.R. Kim, Y.I. Song, Y.J. Kim, K.S. Kim, B. Ozyilmaz, J.H. Ahn, B.H. Hong, S. Iijima, *Nat. Nanotechnol.* 5 (2010) 574–578.
- [21] R.A. Street, *Adv. Mater.* 21 (2009) 2007–2022.
- [22] F.Y. Liao, J.N. Deng, X.Y. Chen, Y. Wang, X.Z. Zhang, J. Liu, H. Zhu, L. Chen, Q.Q. Sun, W.D. Hu, J.L. Wang, J. Zhou, P. Zhou, D.W. Zhang, J. Wan, W.Z. Bao, *Small* 16 (2020) 1904369.
- [23] F. Liao, Z. Guo, Y. Wang, Y. Xie, S. Zhang, Y. Sheng, H. Tang, Z. Xu, A. Riaud, P. Zhou, J. Wan, M.S. Fuhrer, X. Jiang, D.W. Zhang, Y. Chai, W. Bao, *ACS Appl. Electron. Mater.* 2 (2020) 111–119.
- [24] Y. Sheng, L. Zhang, F. Li, X. Chen, Z. Xie, H. Nan, Z. Xu, D.W. Zhang, J. Chen, Y. Pu, S. Xiao, W. Bao, *J. Mater. Sci. Technol.* 69 (2021) 15–19.
- [25] S.M. Zhang, H. Xu, F.Y. Liao, Y.Y. Sun, K. Ba, Z.Z. Sun, Z.J. Qiu, Z.H. Xu, H. Zhu, L. Chen, Q.Q. Sun, P. Zhou, W.Z. Bao, D.W. Zhang, *Nanotechnol.* 30 (2019) 174002.
- [26] H. Zhang, X. Guo, W. Niu, H. Xu, Q.J. Wu, F.Y. Liao, J. Chen, H.W. Tang, H.Q. Liu, Z.H. Xu, Z.Z. Sun, Z.J. Qiu, Y. Pu, W.Z. Bao, *2D Mater.* 7 (2020) 025019.
- [27] C.-Y. Lin, K.B. Simbulan, C.-J. Hong, K.-S. Li, Y.-L. Zhong, Y.-K. Su, Y.-W. Lan, *Nanoscale Horiz.* 5 (2020) 163–170.
- [28] T. Nabatame, K. Iwamoto, K. Akiyama, Y. Nunoshige, H. Ota, T. Ohishi, A. Toriumi, *ECS Trans.* 11 (2007) 543–555.
- [29] A.P. Chandrakasan, R.W. Brodersen, *P. IEEE* 83 (1995) 498–523.
- [30] H.-Y. Park, S.R. Dugasani, D.-H. Kang, J. Jeon, S.K. Jang, S. Lee, Y. Roh, S.H. Park, J.-H. Park, *ACS Nano* 8 (2014) 11603–11613.
- [31] L. Yu, D. El-Damak, U. Radhakrishna, X. Ling, A. Zubair, Y. Lin, Y. Zhang, M.H. Chuang, Y.H. Lee, D. Antoniadis, J. Kong, A. Chandrakasan, T. Palacios, *Nano Lett.* 16 (2016) 6349–6356.
- [32] R. Varma, V. Dokania, A. Sarkar, A. Islam, *2015 ICCCI* (2015) 1–4.
- [33] H. Liu, A.T. Neal, M. Si, Y. Du, P.D. Ye, *IEEE Electron Device Lett.* 35 (2014) 795–797.
- [34] A. Huang, X. Zheng, Z. Xiao, M. Wang, Z. Di, P.K. Chu, *Sci. Bull.* 57 (2012) 2872–2878.
- [35] M. Mustafa, T.A. Bhat, M.R. Beigh, *World J. Nano Sci. Eng.* 3 (2013) 17–22.
- [36] J. Ma, L. Tong, X. Guo, X. Chen, M. Zhang, C. Wu, W. Bao, *2021 5th IEEE Electron Devices Technology & Manufacturing, 2021 5th IEEE EDTM*, 2021.
- [37] C. Lee, H. Yan, L.E. Brus, T.F. Heinz, J. Hone, S. Ryu, *ACS Nano* 4 (2010) 2695–2700.
- [38] Y. Sheng, X. Chen, F. Liao, Y. Wang, J. Ma, J. Deng, Z. Guo, S. Bu, H. Shen, F. Bai, D. Huang, J. Wang, W. Hu, L. Chen, H. Zhu, Q. Sun, P. Zhou, D.W. Zhang, J. Wan, W. Bao, *Adv. Electron. Mater.* 7 (2020) 2000395.
- [39] I.S. Jeon, J. Lee, P. Zhao, P. Sivasubramani, T. Oh, H.J. Kim, D. Cha, J. Huang, M.J. Kim, B.E. Gnade, J. Kim, R.M. Wallace, *IEEE IEDM*, 2004.
- [40] A. Neugroschel, G. Bersuker, R. Choi, L. Byoung Hun, *IEEE T. Device Mat. Re.* 8 (2008) 47–61.
- [41] J. Kang, E.C. Lee, K.J. Chang, Y.-G. Jin, *Appl. Phys. Lett.* 84 (2004) 3894–3896.
- [42] J. Suh, T.E. Park, D.Y. Lin, D. Fu, J. Park, H.J. Jung, Y. Chen, C. Ko, C. Jang, Y. Sun, R. Sinclair, J. Chang, S. Tongay, J. Wu, *Nano Lett.* 14 (2014) 6976–6982.