




# Additive Manufacturing: Metallurgy, Cut Analysis & Porosity



The latest eBook from  
**Advanced Optical Metrology.**  
Download for free.

In industry, sector after sector is moving away from conventional production methods to additive manufacturing, a technology that has been recommended for substantial research investment.

Download the latest eBook to read about the applications, trends, opportunities, and challenges around this process, and how it has been adapted to different industrial sectors.

**EVIDENT™**  
**OLYMPUS**

**WILEY**

# Wafer-Scale Demonstration of MBC-FET and C-FET Arrays Based on Two-Dimensional Semiconductors

Yin Xia, Lingyi Zong, Yu Pan, Xinyu Chen, Lihui Zhou, Yiwen Song, Ling Tong, Xiaojiao Guo, Jingyi Ma, Saifei Gou, Zihan Xu, Sheng Dai, David Wei Zhang, Peng Zhou,\* Yu Ye,\* and Wenzhong Bao\*

Two-dimensional semiconductors have shown potential applications in multi-bridge channel field-effect transistors (MBC-FETs) and complementary field-effect transistors (C-FETs) due to their atomic thickness, stackability, and excellent electrical properties. However, the exploration of MBC-FET and C-FET based on large-scale 2D semiconductors is still lacking. Here, based on a reliable vertical stacking of wafer-scale 2D semiconductors, large-scale MBC-FETs and C-FETs using n-type MoS<sub>2</sub> and p-type MoTe<sub>2</sub> are successfully fabricated. The drive current of an MBC-FET with two layers of MoS<sub>2</sub> channel (20 μm/10 μm) is up to 60 μA under 1 V bias. Compared with the single-gate MoS<sub>2</sub> FET, the carrier mobility of MBC-FET is 2.3 times higher and the sub-threshold swing is 70% smaller. Furthermore, NAND and NOR logic circuits are also constructed based on two vertically stacked MoS<sub>2</sub> channels. Then, C-FET arrays are fabricated by 3D integrating n-type MoS<sub>2</sub> FET and p-type MoTe<sub>2</sub> FET, which exhibit a voltage gain of 7 V/V when V<sub>DD</sub> = 4 V. In addition, this C-FET device can directly convert light signals to an electrical digital signal within a single device. The demonstration of MBC-FET and C-FET based on large-scale 2D semiconductors will promote the application of 2D semiconductors in next-generation circuits.

## 1. Introduction

The progress of Moore's Law along with the incessant prevalence and thriving development of electronic technology have provided great impetus and challenges for the integrated circuit (IC) industry.<sup>[1]</sup> Cutting-edge technology has reduced the effective size of field-effect transistors (FETs) down to sub-10 nm, or even sub-5 nm. Meanwhile, suppressing the short channel effect (SCE) and the resulting increase in off-state leakage current have become the main technical challenges of traditional planar transistors.<sup>[2]</sup> Innovative device structures have been developed to solve these problems, including FinFET,<sup>[3,4]</sup> gate-all-around FET (GAAFET),<sup>[5–7]</sup> multi-bridge channel FET (MBC-FET), and complementary FET (C-FET).<sup>[8–10]</sup> The enhanced gate controllability of the channel leads to reduced SCEs and current leakage. FinFET has been successfully applied to the sub-10 nm node while facing the technical challenges of a high height-to-width ratio due to scaling down.<sup>[11]</sup> The GAAFET-based MBC-FET structure has become a promising candidate for the next-generation sub-5 nm node, and C-FET will become a powerful alternative to the sub-2 nm node. However, existing Si-based MBC- and C-FETs face challenges such as non-uniform nanosheet geometry and drive current trade-offs.<sup>[8]</sup> The complex processing of integrating p- and n-type FETs also make a monolithic integration extremely difficult on a single Si substrate.<sup>[9,10]</sup>

With a given gate length, utilizing certain semiconductor characteristics, including heavier effective mass, larger bandgap, uniform atomic thickness, and lower in-plane dielectric constant, can minimize the magnitude of direct source-to-drain tunneling current, which is desired to solve SCE.<sup>[2]</sup> As a result, layered 2D semiconductors such as semiconductive transition metal dichalcogenides (TMDs) have become promising alternatives to Si and have been extensively explored.<sup>[12–22]</sup> The inherent layered structure of TMDs allows precise control of the thickness at the atomic level, which is a highly desired feature for the electrostatic control of ultra-short transistors.<sup>[23,24]</sup> For example, compared to Si in the sub-5 nm scaling node, MoS<sub>2</sub> displays much lower source-drain current leakage due to its larger electron effective mass, lower in-plane dielectric constant,

Y. Xia, L. Zong, X. Chen, L. Tong, X. Guo, J. Ma, S. Gou, D. W. Zhang, P. Zhou, W. Bao

State Key Laboratory of ASIC and System  
School of Microelectronics  
Fudan University  
Shanghai 200433, China

E-mail: pengzhou@fudan.edu.cn; baowz@fudan.edu.cn

Y. Pan, Y. Song, Y. Ye

State Key Laboratory for Mesoscopic Physics and Frontiers Science  
Center for Nano-Optoelectronics

School of Physics  
Peking University  
Beijing 100871, China

E-mail: ye\_yu@pku.edu.cn

L. Zhou, S. Dai

Key Laboratory for Advanced Materials and Feringa Nobel Prize Scientist  
Joint Research Center

Institute of Fine Chemicals  
School of Chemistry & Molecular Engineering  
East China University of Science and Technology  
Shanghai 200237, China

Z. Xu

Shenzhen Six Carbon Technology  
Shenzhen 518055, China

The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/sml.202107650>.

DOI: 10.1002/sml.202107650

and shorter electrostatic characteristic length.<sup>[25–29]</sup> Such device physical properties and characteristics make MoS<sub>2</sub> transistors a potential candidate for solving the ultimate gate-length scaling limitation. Zhou et al. reported a two-level-stacked MBC-FET based on MoS<sub>2</sub> channel material with low sub-threshold swing, extremely small leakage current and relatively high drive current, demonstrating the great potential of the MoS<sub>2</sub> MBC-FET.<sup>[30]</sup> Hu et al. demonstrated an experimental C-FET with a voltage gain of 10 V/V at  $V_{DD} = 3$  V, which was constructed using n-type MoS<sub>2</sub> and p-type WSe<sub>2</sub> as the channel materials.<sup>[31]</sup> However, these devices were fabricated using the mechanically exfoliated flakes stacked by a transfer method, which lacks practicality for industrial applications.

To eliminate the issues mentioned above, we fabricated MBC-FET and C-FET based on wafer-scale chemical vapor deposition (CVD) grown 2D semiconductors. These devices were prepared by sophisticated transfer techniques and improved fabrication processes. Compared with conventional MoS<sub>2</sub> FETs, the carrier mobility of MoS<sub>2</sub> MBC-FET is 2.3 times higher, and the sub-threshold swing is 70% smaller, which has overcome the disadvantage of low drive current in TMD-based FETs. C-FET was fabricated by 3D integrating n-type MoS<sub>2</sub> and p-type MoTe<sub>2</sub> films, exhibiting a voltage gain of 7 V/V when  $V_{DD} = 4$  V. Moreover, the technologies of layer-stacking and device processing with high repeatability and maturity can be easily repeated vertically for 2D semiconductors, and also advantageous for future scaling down of our demonstrated MBC-FETs and C-FETs.


## 2. Results and Discussion

In this work, wafer-scale n-type MoS<sub>2</sub> and p-type MoTe<sub>2</sub> were chosen as the channel materials, and both were synthesized by CVD methods. Detailed material information including optical microscopic images, Raman spectra and atomic force microscopy (AFM) characterizations are shown in Figures S1–S4, Supporting Information. The 3D schematic structure (Figure 1a) exhibits that MBC-FET consists of two parallel MoS<sub>2</sub> channels wrapped by the gate. The fabrication process of our MoS<sub>2</sub> MBC-FET is described in Figure S5, Supporting Information. Figures 1b and 1c show the device's optical microscopic images and cross-sectional schematic diagram, respectively, and Figure 1d displays a high-resolution transmission electron microscopy (HRTEM) image of the cross-sectional stacked structure of the MBC-FET. The corresponding energy-dispersive X-ray spectroscopy (EDS) images are shown in Figure S6, Supporting Information. The HRTEM image clearly shows the distribution of the MoS<sub>2</sub> channel, gate metal, and gate dielectric.

Before the electrical investigation of MBC-FET, a comparison between the single-gate and the dual-gate modes was made (Figure S7, Supporting Information) to clarify that the dual-gate mode possesses a better electrostatic control, which has also been demonstrated in previous works.<sup>[27,28]</sup> We then investigated the thickness-dependent (1–4 layers) performance of MoS<sub>2</sub> FETs under the dual-gate mode. The experimental results shown in Figure S8, Supporting Information, indicate that trilayer (3L) MoS<sub>2</sub> dual-gate FETs possess a balanced electrical performance. Therefore, 3L-MoS<sub>2</sub> was chosen as the channel material for further investigation of MBC-FETs.

In order to measure the electrical properties of single-gate, dual-gate, and MBC-FET in one device for a fair comparison, we separated the source and drain electrodes of the two MoS<sub>2</sub> channels into individual ones (Figure S9, Supporting Information), which enable more convenient electrical connections. Figures 2a–f represent the transfer and output characteristics of the single-gate, dual-gate, and MBC-FET, respectively. When  $V_{DS} = 1$  V and  $V_G = 2$  V, the drive current  $I_D$  of the single-gate mode and dual-gate mode were only 0.6  $\mu$ A and 3.2  $\mu$ A, respectively, but the drive current of the MBC-FET booted up to 45  $\mu$ A, as shown in Figure 2a–c. The OFF-state current of the MBC-FET was only  $10^{-13}$  A; thus, a high ON/OFF ratio was also achieved in MBC-FET. Moreover, the saturation current of MBC-FET was 112  $\mu$ A at  $V_G = 2$  V, which is much higher than that of single-gate FET (1.3  $\mu$ A) or dual-gate FET (3.1  $\mu$ A). More detailed statistical data for single-gate, dual-gate, and MBC-FETs were summarized in Figures S10 and S11, Supporting Information. The ON-state current ( $I_{ON}$ ), threshold voltage ( $V_{TH}$ ), sub-threshold swing (SS), mobility ( $\mu$ ) and ON/OFF ratio were all extracted and shown in Figure 2g. Compared with the single-gate and dual-gate MoS<sub>2</sub> FETs, the overall performance of MBC-FET was significantly improved, reflected by an  $I_{ON}$  of about 60  $\mu$ A at  $V_{DS} = 1$  V and  $V_G = 2$  V, and a large ON/OFF ratio ( $10^9$ ). The  $V_{TH}$  of MBC-FETs is located in an ideal range which is preferable for logic circuit applications. It is also noticed that the average mobility of MBC-FETs increases slightly, which can be ascribed to the quantum confinement effect in the dual-gate or MBC-FET structure, which can suppress interface trap density and carrier scattering at dielectric-MoS<sub>2</sub> interfaces.<sup>[32]</sup>


While the MBC-FET was realized by connecting the individual electrodes of two parallel MoS<sub>2</sub> channels together, one could also connect these electrodes in different ways to obtain various types of logic circuits. Figure 3a,b shows the optical microscopic image and circuit structure of a vertical inverter, which was realized by connecting the source and gate electrodes of the top transistor together to form the load transistor and connecting the source electrode of the top transistor with the drain electrode of the bottom transistor. The middle gate was grounded to screen the influence of top and bottom gate electrodes on the transistors on the other side. Figure 3c shows the voltage switching performance of such a vertical inverter. As  $V_{DD}$  increases from 1 to 3 V, the voltage gain increases from 1.8 to 6.8. The voltage gain was relatively low but can be improved by further optimization such as adjusting the  $V_{TH}$  or channel width/length ratio of the two MoS<sub>2</sub> FETs. Figure S12a, Supporting Information, shows that the noise margins ( $V_{DD} = 3$  V) for low and high input voltages were  $NM_L = 0.25 V_{DD}$  and  $NM_H = 0.43 V_{DD}$ , respectively. The dynamic response of the vertical inverter at a frequency of 1 Hz is shown in Figure S12b, Supporting Information. The response time is beyond the measurement resolution, indicating that the device could work at a high frequency, considering the device size is tens of micrometers. Besides inverter, NAND and NOR logic circuits can also be formed following the same principle, as shown in Figure 3d–g. Due to the vertical stacking, the circuit area can be reduced by one-third compared with the traditional planar NAND and NOR circuits. These results suggest the substantial potential of our vertical stacked devices for building complex circuit systems.




**Figure 1.** a) Schematic structure of a MoS<sub>2</sub> MBC-FET. The source/drain and gate electrodes of the two separated channels are connected. b,c) Optical images and cross-sectional schematic of MBC-FET. d) A cross-sectional HRTEM image of a typical MoS<sub>2</sub> MBC-FET, showing the distribution of MoS<sub>2</sub> channels, gate metals, and gate dielectric. The upper left inset is an AFM image of transferred tri-layer MoS<sub>2</sub> with a thickness of about 2.6 nm. The upper right inset is the HRTEM image of a tri-layer MoS<sub>2</sub>, and the scale bar is 2 nm.

Furthermore, we demonstrate a C-FET by integrating n-type MoS<sub>2</sub> and p-type MoTe<sub>2</sub>, whose 3D schematic structure was shown in **Figure 4a**. Its fabrication process flow is illustrated in Figure S13, Supporting Information. Figure 4b,c shows the

optical images of C-FET. The n-type MoS<sub>2</sub> FET is located on the top layer which acts as a pull-down transistor, while the p-type MoTe<sub>2</sub> FET is located on the bottom layer acting as the pull-up transistor. The source of the MoS<sub>2</sub> FET is connected to the



**Figure 2.** The transfer and output characteristics of single-gate MoS<sub>2</sub> FET (a,d), dual-gate MoS<sub>2</sub> FET (b,e), and MBC-FET (c,f), respectively. The insets are schematic illustrations of various electrical connections. g) A comparison of the electrical performance for single-gate FETs, dual-gate FETs, and MBC-FETs based on MoS<sub>2</sub> device arrays.




**Figure 3.** a,b) Optical image and circuit structure of vertical inverter based on n-type MoS<sub>2</sub> FETs. c) Voltage transfer characteristics and voltage gain of vertical inverter with a bias from 1 to 3 V. d,f) Circuit structure of NAND and NOR logic circuits, respectively. e,g) Dynamic response of NAND and NOR logic circuits at a frequency of 1 Hz, respectively, showing the unambiguous NAND and NOR functionalities.

drain of the MoTe<sub>2</sub> FET through via-holes, acting as an output. The middle gate is the input of the C-FET, which controls the channels of both top and bottom transistors. The cross-sectional schematic diagram of the C-FET is shown in Figure 4d. To verify the structure of the C-FET, we used a focused ion beam (FIB) to cut the 65 nm thick sample through the channel and the V<sub>DD</sub> area and performed TEM measurements. Figures 4e and 4f present the cross-sectional HRTEM images obtained from the channel area and V<sub>DD</sub> area, respectively, which show distinct layered structures. Obviously, the thickness of MoS<sub>2</sub> was about 3 nm, and the thickness of MoTe<sub>2</sub> was about 9 nm. The detailed EDS image corresponding to Figure 4e is given in Figure S14, Supporting Information, showing the spatial distribution of C-FET chemical elements.

The transfer and output characteristics of the p-type MoTe<sub>2</sub> FET are shown in Figures 5a and 5b, respectively. When V<sub>TC</sub> was swept from -5 to 5 V, |I<sub>DS</sub>| decreased from 1.43 μA to 4.3 nA under 1 V drain bias. The current ON/OFF ratio of the p-type MoTe<sub>2</sub> FET was about 325. The mobility and sub-threshold swing extracted from the transfer curves were 0.34 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and 103 mV dec<sup>-1</sup>, respectively. Due to the pinch-off effect in the MoTe<sub>2</sub> FET with a channel length of 20 μm, the output curves were sub-linear at small V<sub>DS</sub> and saturated at large V<sub>DS</sub>. Figure 5c,d displays the transfer and output characteristics of the n-type MoS<sub>2</sub> FET. The transfer curve shows that a large current ON/OFF current ratio around 10<sup>6</sup> can be achieved at V<sub>DS</sub> = 1 V, and the sub-threshold swing is about 370 mV dec<sup>-1</sup>. The p-type MoTe<sub>2</sub> FET and the n-type MoS<sub>2</sub> FET were then connected to form a complementary inverter. Figure 5e shows the

voltage transfer characteristics and voltage gain of the C-FET as a function of the input voltage, with a bias voltage varying from 1 V to 4 V. The p-type MoTe<sub>2</sub> FET and n-type MoS<sub>2</sub> FET were controlled by the same gate that served as the input voltage electrode (V<sub>IN</sub>). When V<sub>IN</sub> was low, the MoTe<sub>2</sub> FET was turned ON and the MoS<sub>2</sub> FET was OFF, and the output voltage was at a high level. When V<sub>IN</sub> was increased, MoTe<sub>2</sub> FET was turned OFF and MoS<sub>2</sub> FET was ON. The output voltage then transitioned to a low-level voltage. The voltage gain from 1 V to 4 V was extracted from the voltage transfer characteristics, showing that the peak voltage gain was 7 at V<sub>DD</sub> = 4 V, similar to a previous report about TMD based C-FET.<sup>[31]</sup> At V<sub>DD</sub> = 4 V, the noise margins for low and high input voltages were NM<sub>L</sub> = 0.1 V<sub>DD</sub> and NM<sub>H</sub> = 0.36 V<sub>DD</sub>, respectively (Figure S16, Supporting Information). A mapping measurement (voltage gain at V<sub>DD</sub> = 1 V) of a 5 × 5 C-FET array was also summarized in Figure S15, Supporting Information. The relatively low yield of our C-FETs was mainly ascribed to the peeling off of MoTe<sub>2</sub> during the lift-off processing, which can be further optimized by including an appropriate annealing process.

Moreover, the device was illuminated with wavelength of 500, 600, and 700 nm under a power density of 1.55 mW cm<sup>-2</sup>, as shown in Figure 5f. Under the illumination, the shift of switch voltage V<sub>M</sub> can be mainly ascribed to the photogating effect in the top MoS<sub>2</sub> channel. The shift was more pronounced with a shorter wavelength, mainly because of stronger light absorption in monolayer MoS<sub>2</sub> which has a 1.8 eV direct bandgap.<sup>[33–36]</sup> The photogating induced photocurrent then provided a stronger driving capability to the pulldown MoS<sub>2</sub> transistor (nFET) to




**Figure 4.** a) Schematic structure of C-FET. The top n-type MoS<sub>2</sub> FET and bottom p-type MoTe<sub>2</sub> FET are controlled by the middle Au gate. b,c) Optical images of C-FET. d) Schematic structure of cross-sectional view of C-FET. e,f) Cross-sectional high-resolution TEM images of channel area and V<sub>DD</sub> area of the same C-FET.

shift  $V_M$ . The results indicated that our vertical stacked C-FET device based on 2D semiconductors can also convert the light signal to a digital signal at one step, demonstrating a potential optical sensing-processing application in the future.

### 3. Conclusion

Large-scale MBC-FET and C-FET based on n-type MoS<sub>2</sub> and p-type MoTe<sub>2</sub> were demonstrated. Compared with single-gate

FET and dual-gate FET with one MoS<sub>2</sub> channel, the electrical performance of MBC-FET with two MoS<sub>2</sub> channels was greatly improved, including drive current, carrier mobility, sub-threshold swing and ON/OFF ratio. Meanwhile, based on the vertically stacked parallel MoS<sub>2</sub> channels, we fabricated NAND and NOR logic circuits with a smaller footprint. Furthermore, the voltage gain of C-FET realized by 3D integrated n-type MoS<sub>2</sub> FET and p-type MoTe<sub>2</sub> FET was about 7 V/V when V<sub>DD</sub> = 4 V. The  $V_M$  voltage could be adjusted by light illumination under different wavelengths. The exploration of large-scale MBC-FET



**Figure 5.** Transfer and output characteristics of the p-type MoTe<sub>2</sub> FET (a,b) and n-type MoS<sub>2</sub> FET (c,d), respectively. e) Voltage transfer characteristics and voltage gain of C-FET with a bias from 1 to 4 V. f) Voltage transfer characteristics of C-FET under illumination with wavelengths of 500, 600, and 700 nm under a power of 289.5  $\mu\text{W}$ .

and C-FET using 2D semiconductors will pave the way for more application opportunities in next-generation devices and circuits.

## 4. Experimental Section

**Synthesis of Wafer-Scale MoS<sub>2</sub>:** The growth of monolayer MoS<sub>2</sub> was carried out in the two-temperature-zone CVD system. MoO<sub>3</sub> (Alfa Aesar 99.95%) and sulfur (Alfa Aesar 99.95%) powder were used as the precursors. The sulfur powder was placed in zone 1 and the MoO<sub>3</sub> in zone 2. The distance between zone 1 and zone 2 was 30 cm. Sapphire substrate was placed face-down above the MoO<sub>3</sub> source, and 300 sccm Ar gas was used as the carrier gas. The MoO<sub>3</sub> powder, S powder and substrate were heated to 180, 650 and 650 °C, respectively.

**Synthesis of Wafer-Scale 2H-MoS<sub>2</sub>:** First, 4 nm Mo was deposited on the SiO<sub>2</sub>/Si by magnetron sputtering. Then, the deposited Mo was tellurized at 650 °C for 2 h in a CVD furnace, and 4 sccm Ar gas and 5 sccm H<sub>2</sub> gas were used as the carrier gases.

**Transfer Process of Wafer-Scale MoS<sub>2</sub>:** First, a double layer MMA/PMMA (Aladdin, 99%) was spin-coated on monolayer MoS<sub>2</sub> and baked at 180 °C. Thermal release tape (TRT) was pressed firmly on the PMMA/MMA/MoS<sub>2</sub>. The TRT/PMMA/MMA/MoS<sub>2</sub> stack was then mechanically peeled from the substrate through deionized water. Afterward, the whole stacked film was pressed onto the target substrate in the vacuum stacking setup and then heated at 130 °C for 30 min. The TRT was released from the substrate, and the PMMA/MMA was removed by acetone. The transfer of multi-layer MoS<sub>2</sub> was achieved by repeating the above process. Finally, annealing at 200 °C for 2 h was applied in a vacuum chamber to improve the adhesion between MoS<sub>2</sub> and the substrate.

**Fabrication Process of MBC-FET and C-FET:** Their detailed fabrication process flows can be found in Figures S5 and S13, Supporting Information, respectively.

**Characterization and Electrical Measurement:** Raman spectra were performed under a 532 nm laser at a spot size of 1 μm. AFM imaging was performed in atmosphere under tapping mode. HRTEM imaging and EDS characterization were carried out using an FEI Talos F200x instrument with an acceleration voltage of 200 kV. The electrical measurement was performed with an Agilent B1500A semiconductor analyzer.

## Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

## Acknowledgements

Y.X., L.Z. and Y.P. contributed equally to this work. This work was supported by the National Key Research and Development Program (Grant No.2021YFA1200500), and in part by the Innovation Program of Shanghai Municipal Education Commission (2021-01-07-00-07-E00077), the Key Research Program of Frontier Sciences, CAS (grant ZDBS-LY-JSC015), the Shanghai Municipal Science and Technology Commission (21DZ1100900), the Shanghai Rising-star Program (20QA1402400), the Program for Professor of Special Appointment (Eastern Scholar) at Shanghai Institutions of Higher Learning, and the young scientist project of MOE innovation platform.

## Conflict of Interest

The authors declare no conflict of interest.

## Data Availability Statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## Keywords

2D semiconductors, complementary field-effect transistors, MoS<sub>2</sub>, MoTe<sub>2</sub>, multi-bridge channel field-effect transistors

Received: December 9, 2021

Revised: March 6, 2022

Published online: April 18, 2022

- [1] C. A. Mack, *IEEE Trans. Semicond. Manuf.* **2011**, *24*, 202.
- [2] T. Skotnicki, J. A. Hutchby, K. Tsu-Jae, H. P. Wong, F. Boeuf, *IEEE Circuits Devices Mag* **2005**, *21*, 16.
- [3] D. Hisamoto, L. Wen-Chin, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, K. Tsu-Jae, J. Bokor, H. Chenming, *IEEE Trans. Electron Devices* **2000**, *47*, 2320.
- [4] W. C. Jeong, S. Maeda, H. J. Lee, K. W. Lee, T. J. Lee, D. W. Park, B. S. Kim, J. H. Do, T. Fukai, D. J. Kwon, K. J. Nam, W. J. Rim, M. S. Jang, H. T. Kim, Y. W. Lee, J. S. Park, E. C. Lee, D. W. Ha, C. H. Park, H. J. Cho, S. M. Jung, H. K. Kang, presented at *2018 IEEE Symp. on VLSI Technology (VLSIT)*, Honolulu, HI, USA, June **2018**, p. 59.
- [5] D.-I. Moon, S.-J. Choi, J. P. Duarte, Y.-K. Choi, *IEEE Trans. Electron Devices* **2013**, *60*, 1355.
- [6] H. Mertens, R. Ritzenthaler, A. Hikavy, M. S. Kim, Z. Tao, K. Wostyn, S. A. Chew, A. D. Keersgieter, G. Mannaert, E. Rosseel, T. Schram, K. Devriendt, D. Tsvetanova, H. Dekkers, S. Demuyne, A. Chasin, E. V. Besien, A. Dangel, S. Godny, B. Douhard, N. Bosman, O. Richard, J. Geypen, H. Bender, K. Barla, D. Mocuta, N. Horiguchi, A. V. Y. Thean, at *2016 IEEE Symposium on VLSI Technology (VLSIT)*, Honolulu, HI, USA, June **2016**, pp. 1–2.
- [7] M.-J. Tsai, K.-H. Peng, C.-J. Sun, S.-C. Yan, C.-C. Hsu, Y.-R. Lin, Y.-H. Lin, Y.-C. Wu, *IEEE J. Electron Devices Soc* **2019**, *7*, 1133.
- [8] S. Barraud, B. Previtali, C. Vizio, J. M. Hartmann, J. Sturm, J. Lassarre, C. Perrot, P. Rodriguez, V. Loup, A. Magalhaes-Lucas, R. Kies, G. Romano, M. Cassé, N. Bernier, A. Jannaud, A. Grenier, F. Andrieu, presented at *2020 IEEE Symp. on VLSI Technology (VLSIT)*, Montgomery, USA, June **2020**, p. 1.
- [9] S. Subramanian, M. Hosseini, T. Chiarella, S. Sarkar, P. Schuddinck, B. T. Chan, D. Radisic, G. Mannaert, A. Hikavy, E. Rosseel, F. Sebaai, A. Peter, T. Hopf, P. Morin, S. Wang, K. Devriendt, D. Batuk, G. T. Martinez, A. Veloso, E. D. Litta, S. Baudot, Y. K. Siew, X. Zhou, B. Briggs, E. Capogreco, J. Hung, R. Koret, A. Spessot, J. Ryckaert, S. Demuyne, et al., presented at *2020 IEEE Symp. on VLSI Technology (VLSIT)*, Montgomery, USA, June **2020**, p. 1.
- [10] J. Ryckaert, P. Schuddinck, P. Weckx, G. Bouche, B. Vincent, J. Smith, Y. Sherazi, A. Mallik, H. Mertens, S. Demuyne, T. H. Bao, A. Veloso, N. Horiguchi, A. Mocuta, D. Mocuta, J. Boemmels presented at *2018 IEEE Symp. on VLSI Technology (VLSIT)*, Honolulu, HI, USA, June **2018**, p. 141.
- [11] N. Loubet, T. Hook, P. Montanini, C. W. Yeung, S. Kanakasabapathy, M. Guillom, T. Yamashita, J. Zhang, X. Miao, J. Wang, A. Young, R. Chao, M. Kang, Z. Liu, S. Fan, B. Hamieh, S. Sieg, Y. Mignon, W. Xu, S. C. Seo, J. Yoo, S. Mochizuki, M. Sankarapandian, O. Kwon, A. Carr, A. Greene, Y. Park, J. Frougier, R. Galatage, R. Bao, et al., presented at *2017 Symposium on VLSI Technology (VLSIT)*, June **2017**, pp. T230–T231.

- [12] K. S. Novoselov, D. Jiang, F. Schedin, T. Booth, V. Khotkevich, S. Morozov, A. K. Geim, *Proc Natl Acad Sci U. S. A.* **2005**, *102*, 10451.
- [13] X. Duan, C. Wang, A. Pan, R. Yu, X. Duan, *Chem. Soc. Rev.* **2015**, *44*, 8859.
- [14] A. D. Franklin, *Science* **2015**, *349*, aab2750.
- [15] X. Hong, J. Kim, S. F. Shi, Y. Zhang, C. Jin, Y. Sun, S. Tongay, J. Wu, Y. Zhang, F. Wang, *Nat. Nanotechnol.* **2014**, *9*, 682.
- [16] M. Chhowalla, H. S. Shin, G. Eda, L. J. Li, K. P. Loh, H. Zhang, *Nat. Chem.* **2013**, *5*, 263.
- [17] C. H. Lee, G. H. Lee, A. M. van der Zande, W. Chen, Y. Li, M. Han, X. Cui, G. Arefe, C. Nuckolls, T. F. Heinz, J. Guo, J. Hone, P. Kim, *Nat. Nanotechnol.* **2014**, *9*, 676.
- [18] Y. Zhang, T. R. Chang, B. Zhou, Y. T. Cui, H. Yan, Z. Liu, F. Schmitt, J. Lee, R. Moore, Y. Chen, H. Lin, H. T. Jeng, S. K. Mo, Z. Hussain, A. Bansil, Z. X. Shen, *Nat. Nanotechnol.* **2014**, *9*, 111.
- [19] A. C. Ferrari, F. Bonaccorso, V. Fal'ko, K. S. Novoselov, S. Roche, P. Boggild, S. Borini, F. H. Koppens, V. Palermo, N. Pugno, J. A. Garrido, R. Sordan, A. Bianco, L. Ballerini, M. Prato, E. Lidorikis, J. Kivioja, C. Marinelli, T. Ryhanen, A. Morpurgo, J. N. Coleman, V. Nicolosi, L. Colombo, A. Fert, M. Garcia-Hernandez, A. Bachtold, G. F. Schneider, F. Guinea, C. Dekker, M. Barbone, et al., *Nanoscale* **2015**, *7*, 4598.
- [20] M.-Y. Li, Y. Shi, C.-C. Cheng, L.-S. Lu, Y.-C. Lin, H.-L. Tang, M.-L. Tsai, C.-W. Chu, K.-H. Wei, J.-H. He, W.-H. Chang, K. Suenaga, L.-J. Li, *Science* **2015**, *349*, 524.
- [21] K. S. Novoselov, A. Mishchenko, A. Carvalho, A. H. Castro Neto, *Science* **2016**, *353*, aac9439.
- [22] S. Manzeli, D. Ovchinnikov, D. Pasquier, O. V. Yazyev, A. Kis, *Nat. Rev. Mater.* **2017**, *2*, 17033.
- [23] Y. Liu, X. Duan, H. J. Shin, S. Park, Y. Huang, X. Duan, *Nature* **2021**, *591*, 43.
- [24] Q. H. Wang, K. Kalantar-Zadeh, A. Kis, J. N. Coleman, M. S. Strano, *Nat. Nanotechnol.* **2012**, *7*, 699.
- [25] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, A. Kis, *Nat. Nanotechnol.* **2011**, *6*, 147.
- [26] H. Xu, H. Zhang, Z. Guo, Y. Shan, S. Wu, J. Wang, W. Hu, H. Liu, Z. Sun, C. Luo, X. Wu, Z. Xu, D. W. Zhang, W. Bao, P. Zhou, *Small* **2018**, *14*, 1803465.
- [27] F. Liao, Z. Guo, Y. Wang, Y. Xie, S. Zhang, Y. Sheng, H. Tang, Z. Xu, A. Riaud, P. Zhou, J. Wan, M. S. Fuhrer, X. Jiang, D. W. Zhang, Y. Chai, W. Bao, *ACS Appl. Electron. Mater.* **2019**, *2*, 111.
- [28] F. Liao, J. Deng, X. Chen, Y. Wang, X. Zhang, J. Liu, H. Zhu, L. Chen, Q. Sun, W. Hu, J. Wang, J. Zhou, P. Zhou, D. W. Zhang, J. Wan, W. Bao, *Small* **2020**, *16*, 1904369.
- [29] Y. Liu, Y. Huang, X. Duan, *Nature* **2019**, *567*, 323.
- [30] X. Huang, C. Liu, S. Zeng, Z. Tang, S. Wang, X. Chen, D. W. Zhang, P. Zhou, *Adv. Mater.* **2021**, *33*, e2102201.
- [31] A. B. Sachid, M. Tosun, S. B. Desai, C. Y. Hsu, D. H. Lien, S. R. Madhupathy, Y. Z. Chen, M. Hettick, J. S. Kang, Y. Zeng, J. H. He, E. Y. Chang, Y. L. Chueh, A. Javey, C. Hu, *Adv. Mater.* **2016**, *28*, 2547.
- [32] F. Y. Liao, H. J. Wang, X. J. Guo, Z. X. Guo, L. Tong, A. Riaud, Y. C. Sheng, L. Chen, Q. Q. Sun, P. Zhou, D. W. Zhang, Y. Chai, X. W. Jiang, Y. Liu, W. Z. Bao, *J. Semicond.* **2020**, *41*, 072904.
- [33] K. S. Kim, Y. J. Ji, K. H. Kim, S. Choi, D. H. Kang, K. Heo, S. Cho, S. Yim, S. Lee, J. H. Park, Y. S. Jung, G. Y. Yeom, *Nat. Commun.* **2019**, *10*, 4701.
- [34] W. Zhang, J. K. Huang, C. H. Chen, Y. H. Chang, Y. J. Cheng, L. J. Li, *Adv. Mater.* **2013**, *25*, 3456.
- [35] D. Lee, E. Hwang, Y. Lee, Y. Choi, J. S. Kim, S. Lee, J. H. Cho, *Adv. Mater.* **2016**, *28*, 9196.
- [36] H. Wang, C. Zhang, W. Chan, S. Tiwari, F. Rana, *Nat. Commun.* **2015**, *6*, 8831.